


GOING WIDE AND LOCAL

BLOCK KRYLOV SPACE SOLVERS AS A MEANS TO ACHIEVE BETTER COMPUTE RESOURCE UTILIZATION

Kate Clark, Alexei Strelchenko, Alejandro Vaquero
Mathias Wagner, Evan Weinberg



HPC BEYOND MOORE'S LAW


going wide

CPUs and GPUs becoming wider

increase in flops is driven by more cores

also applies to CPUs (server to mobile)

need sufficient amount of parallelism to fill architectures



HPC BEYOND MOORE'S LAW

going wide


CPUs and GPUs becoming wider

increase in flops is driven by more cores

also applies to CPUs (server to mobile)

need sufficient amount of parallelism to fill architectures

need to be able to feed the cores



AGENDA

QUDA

Block Krylov solvers

Efficient implementation

Time to solution

<http://lattice.github.com/quda>

QUDA

LATTICE QCD ON GPUS

lattice / quda

Watch 40 Unstar 56 Fork 36

<> Code Issues 110 Pull requests 4 Projects 1 Wiki Settings Insights

QUDA is a library for performing calculations in lattice QCD on GPUs. <http://lattice.github.com/quda> Edit

c-plus-plus cuda c qcd Manage topics

5,587 commits 67 branches 19 releases 21 contributors

Branch: develop New pull request Create new file Upload files Find file Clone or download

Commit	Message	Time
mathiaswagner committed on GitHub Merge pull request #621 from lattice/feature/bqcd-optimize		Latest commit c4df2cc 14 days ago
cmake	FindCUDAWrapper now locates CUDA_TOOLKIT_INCLUDE consistently.	4 months ago
include	Added new variable QudaInvertParam::clover_rho, this is a real scalar...	24 days ago
lib	Adding clover_rho	24 days ago
tests	In deflated_invert_test, set preconditioning type at command line, an...	27 days ago
.gitignore	Updates to .gitignore and renamed multigrid_benchmark to multigrid_be...	a year ago
CMakeLists.txt	Removed DEVICE_PACK option, and enabled device-side reordering for Co...	24 days ago
LICENSE	Changed signature of multi-caxpy to use explicit std::vector	9 months ago
Makefile	Merged develop branch into feature/deflation branch	2 years ago
NEWS	updated release dates	a year ago
README	restored info on configure option in README, eigenvector overlap test...	6 months ago
configure	Removed DEVICE_PACK option, and enabled device-side reordering for Co...	24 days ago
configure.ac	Removed DEVICE_PACK option, and enabled device-side reordering for Co...	24 days ago
configure.chroma.titan	Updated configure files for MILC and Chroma on Titan.	4 years ago
configure.milc.titan	Updated and fixed bugs in example configure script for MILC	3 years ago
configure.tifr1	Removed GPU_COMMS settings from Cmake and configure since these are n...	3 months ago
make.inc.in	Removed DEVICE_PACK option, and enabled device-side reordering for Co...	24 days ago

LATTICE QCD ON NVIDIA® TESLA® V100

APPROACHING QUDA 1.0

QUADA: A LIBRARY FOR QCD ON GPUS
 QUDA is an open source community-developed and NVIDIA-supported library for performing LQCD calculations on GPUs, leveraging NVIDIA's CUDA platform. QUDA provides highly optimized mixed-precision linear solvers, eigen-vector solvers, gauge-link fattening and fermion force algorithms.
Supported fermion types are: Wilson, Wilson-clover, twisted mass, twisted mass clover, naïve staggered, improved staggered (ASOTAD or HISQ), domain-wall [4-d or 5-d] and möbius.
 Use of multiple GPUs in parallel is supported throughout the library, with inter-GPU communication achieved using MPI or GMP. Several commonly-used LQCD applications integrate support for QUDA as a complete-time option, including Chroma, MILC, CPS, BQCD, TIFR and tmLQCD.

WHY GPUS?
 • LQCD simulations are typically memory-bandwidth bound, and so run very efficiently on GPUs.
 • LQCD simulations have high degrees of data parallelism that can be expressed effectively using the single instruction multiple data (SIMD) paradigm. This makes LQCD ideal for GPU deployment.
 • Most LQCD calculations require only local communication on the 4-d lattice. This makes them suitable for deployment on multiple GPUs through partitioning the lattice into disjoint equal sub-lattices and distributing these between GPUs.


Approaching QUDA 1.0
 QUDA is under active development and as well as being a production-ready library. As it approaches version 1.0 the development focus concentrates on:
 • Ease of Development and Stability
 • Improved Multi-GPU Scaling
 • Readiness for Exascale

EASE OF DEVELOPMENT AND STABILITY
 QUDA leverages modern C++11 to simplify code development and achieve high performance. A flexible git workflow, relying on Github pull requests and build testing via Jenkins CI is employed for rapid and flexible development. Cmake is used for build configuration, allowing for running unit based on googletest through ctest.

► **Friday 15:00 [Software Development Session]:** Developing QCD Algorithms For NVIDIA GPUs Using the QUDA Framework

IMPROVED SCALING
 QUDA exploits various techniques to improve communication between GPUs on multiple levels:
 • CUDA IPC for direct P2P transfers within fat nodes over NVLink and PCIe
 • GPU Direct RDMA for internode communication
 • Topology aware scheduling of communication

SOLVER SCALING ON SATURN V (DGX-1 NODES)
 Volume per GPU = 264x16, Mixed precision Summr CS, 8 P100 GPUs per node



US TO BUILD TWO FLAGSHIP SUPERCOMPUTERS



- IBM POWER + NVIDIA Volta V100
- NVLink high-speed interconnect
- > 40 TFLOPS (DP) per node
- > 4600 nodes [Summit]
- Initial deployment in 2017


TESLA VOLTA V100



GENERATIONAL IMPROVEMENTS

	P100	V100	ratio
FP64 P2P	4.0x TFLOPS	7.0x TFLOPS	1.75x
MEM Bandwidth	300 GB/s	300 GB/s	1.0x
L2 Cache	4 MB	4 MB	1.0x
MEM Bandwidth	1.0 GB/s	1.0 GB/s	1.0x


ARCHITECTURAL IMPROVEMENTS



IMPROVED MEMORY SUBSYSTEM




ENHANCED L1 CACHE



WILSON CLOVER DSLASH



MULTI-GPU WILSON CLOVER DSLASH



MÖBIUS DSLASH



MULTI-GPU MÖBIUS DSLASH



HISQ Dslash for multiple rhs



REFERENCES
<https://lattice.github.io/quda>
<https://developer.nvidia.com/cuda-zone>
<https://devblogs.nvidia.com/parallelforall/inside-volta/>



QUDA

driven by its developer community

Ron Babich (NVIDIA)

Simone Bacchio (Cyprus)

Michael Baldhauf (Regensburg)

Kip Barros (LANL)

Rich Brower (Boston University)

Nuno Cardoso (Lisbon)

Kate Clark (NVIDIA)

Michael Cheng (Boston University)

Carleton DeTar (Utah University)

Justin Foley (NIH)

Joel Giedt (Rensselaer Polytechnic Institute)

Arjun Gambhir (William and Mary)

Steve Gottlieb (Indiana University)

Kyriakos Hadjiyiannakou (Cyprus)

Dean Howarth (Rensselaer Polytechnic Institute)

Bálint Joó (Jlab)

Hyung-Jin Kim (BNL -> Samsung)

Bartek Kostrzewa (Bonn)

Claudio Rebbi (Boston University)

Hauke Sandmeyer (Bielefeld)

Guochun Shi (NCSA -> Google)

Mario Schröck (INFN)

Alexei Strelchenko (FNAL)

Alejandro Vaquero (Utah University)

Mathias Wagner (NVIDIA)

Evan Weinberg (Boston University)

Frank Winter (Jlab)

Your Name Here

> Friday 15:00 (Software Development):
'Developing QCD Algorithms For NVIDIA
GPUs Using the QUDA Framework'

THE OLD WORK HORSE

CONJUGATE GRADIENT

procedure CG

$$r^{(0)} = b - Ax^{(0)}$$

$$p^{(0)} = r^{(0)}$$

for $k = 1, 2, \dots$ **until converged do**

$$z^{(k-1)} = Ap^{(k-1)}$$

$$\alpha^{(k-1)} = \frac{|r^{(k-1)}|^2}{\langle p^{(k-1)}, z^{(k-1)} \rangle}$$

$$x^{(k)} = x^{(k-1)} + \alpha^{(k-1)} p^{(k-1)}$$

$$r^{(k)} = r^{(k-1)} - \alpha^{(k-1)} z^{(k-1)}$$

$$\beta^{(k-1)} = \frac{|r^{(k-1)}|^2}{|r^{(k)}|^2}$$

$$p^{(k)} = r^{(k)} + \beta^{(k-1)} p^{(k-1)}$$

end for

end procedure

matrix-vector operation
dominates runtime

caxpy BLAS operations

Reductions

THE NEW TRACTOR

BLOCK KRYLOV SPACE SOLVERS

Share the Krylov space


BlockCG solver suggested by O'Leary in early 80's
retooled BlockCG by Dubrulle 2001

In exact precision converges in N / rhs iterations

Application in QCD:


Nakamura et. (modified block BiCGStab)

Birk and Frommer (block methods,
including block methods for multi shift)



BLOCK CG

share Krylov space between multiple rhs



procedure BLOCKCG

$$R^{(0)} = B - AX^{(0)}$$

$$P^{(0)} = R^{(0)}$$

for $k = 1, 2, \dots$ until converged **do**

$$Z^{(k-1)} = AP^{(k-1)}$$

$$\alpha^{(k-1)} = [(P^{(k-1)})^H Z^{(k-1)}]^{-1} (R^{(k-1)})^H R^{(k-1)}$$

$$X^{(k)} = X^{(k-1)} + P^{(k-1)} \alpha^{(k-1)}$$

$$R^{(k)} = R^{(k-1)} - Z^{(k-1)} \alpha^{(k-1)}$$

$$\beta^{(k-1)} = [(R^{(k-1)})^H R^{(k-1)}]^{-1} (R^{(k)})^H R^{(k)}$$

$$P^{(k)} = R^{(k)} - P^{(k-1)} \beta^{(k-1)}$$


end for

end procedure

REDUCED ITERATION COUNT

HISQ, $32^3 \times 8$, Gaussian random source

— 1 — 2 — 4 — 8 — 12 — 16



BLOCK CGRQ

Improve numerical behavior through orthogonalization

$$A \in \mathcal{C}^{L \times L}; R, B, X, Q \in \mathcal{C}^{L \times N}; C, S, \beta \in \mathcal{C}^{N \times N}$$

procedure BLOCKCGRQ($X^{L \times N}, B^{L \times N}$)

$$R = B - AX$$

$$QC = R$$

$$S = \mathbb{I}^{N \times N}$$

$$P = 0$$

while not converged **do**

$$P = Q + PS^\dagger$$

$$\beta = (P^\dagger AP)^{-1}$$

$$X = X + P\beta C$$

$$QS = Q - AP\beta$$

$$C = SC$$

end while

end procedure

▷ QR decomposition

▷ QR decomposition

ORTHOGONALIZATION

THIN QR

simple approach: (modified) Gram-Schmidt becomes prohibitively expensive

THIN QR

Gram-Matrix:	$B = R^H R$	$m \times m$ dot products of length n
Cholesky Decomposition	$S^H S = B$	of $m \times m$ matrix
apply to vectors	$Q = RS^{-1}$	axpy $m \times m$ (output, input)

relies on BLAS operations and reductions

Cholesky Decomposition of small matrix efficient on the CPU (using Eigen)

INCREASED COST PER ITERATION

DSLASH

apply Dslash to m rhs
naively scales linear

constant time per rhs

BLAS

couples m output vectors
with m input vectors via
 $m \times m$ matrix a

Quadratic scaling with m

used for orthogonalization

linear scaling of cost per
rhs

REDUCTION

Instead of 1 dot product
need to evaluate
 $m \times m$ dot products

Quadratic scaling with m

used for orthogonalization


linear scaling of cost per
rhs

COST PER ITERATION

for one rhs

naive


multiple CG applications



DSLASH FOR MULTIPLE RHS

MULTI-SRC DSLASH

Volume 24^4 , HISQ




roofline model: 100% cache reuse in x-direction, 50% in y-direction, Stream-triad bandwidth (550 GB/s for P100)

WHY DON'T WE SEE EXPECTED SCALING

1 rhs Dslash agrees with roofline

i Kernel Performance Is Bound By Memory Bandwidth

For device "Quadro GP100" the kernel's compute utilization is significantly lower than its memory utilization. These utilization levels indicate that the performance of the kernel is most likely being limited by the memory system. For this kernel the limiting factor in the memory system is the bandwidth of the Device memory.



WHY DON'T WE SEE EXPECTED SCALING

1 rhs Dslash agrees with roofline

L2 Cache

Reads	6450241	669.848 GB/s	
Writes	124429	12.922 GB/s	
Total	6574670	682.77 GB/s	

Unified Cache

Local Loads	0	0 B/s	
Local Stores	0	0 B/s	
Global Loads	0	0 B/s	
Global Stores	124416	12.92 GB/s	
Texture Reads	6635520	689.089 GB/s	
Unified Total	6759936	702.01 GB/s	

Device Memory

Reads	5014415	520.74 GB/s	
Writes	152277	15.814 GB/s	
Total	5166692	536.554 GB/s	


Device memory bandwidth is performance limiter

CACHE BASED MULTI RHS DSLASH

Check extreme cases with 16 rhs


i Kernel Performance Is Bound By Memory Bandwidth

For device "Quadro GP100" the kernel's compute utilization is significantly lower than its memory utilization. These utilization levels indicate that the performance of the kernel is most likely being limited by the memory system. For this kernel the limiting factor in the memory system is the bandwidth of the Texture memory.



CACHE BASED MULTI RHS DSLASH

Check extreme cases with 16 rhs



REGISTER OPTIMIZATION

Hybrid implementation

Cache

Use y-dimension of CUDA blocks for rhs
One lattice site is scheduled on the same SM for all rhs
Each thread processes one rhs on one lattice site
Necessary for cache reuse of gauge field

Register + Cache


Use y -dimension of CUDA blocks for rhs
One lattice site is schedule on the same SM for all rhs
Each thread processes multiple rhs on one lattice site (reuse gauge field from registers)
Reduces cache pressure

REGISTER REUSE DSLASH

Check extreme cases with 16 rhs

i Kernel Performance Is Bound By Instruction And Memory Latency

This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance of "Quadro GP100". These utilization levels indicate that the performance of the kernel is most likely limited by the latency of arithmetic or memory operations. Achieved compute throughput and/or memory bandwidth below 60% of peak typically indicates latency issues.



REGISTER REUSE DSLASH

Check extreme cases with 16 rhs

L2 Cache

Reads	36434573	772.596 GB/s	
Writes	1990669	42.212 GB/s	
Total	38425242	814.808 GB/s	

Unified Cache

Local Loads	0	0 B/s	
Local Stores	0	0 B/s	
Global Loads	0	0 B/s	
Global Stores	1990656	42.212 GB/s	
Texture Reads	50429952	1,069.368 GB/s	
Unified Total	52420608	1,111.58 GB/s	

Unified Cache is no longer limiting performance


Device Memory

Reads	16840673	357.107 GB/s	
Writes	2013116	42.688 GB/s	
Total	18853789	399.795 GB/s	

System Memory [PCIe configuration: Cap3 x16 @ 8 Gbit/s]

MULTI-SRC DSLASH ON PASCAL


Volume 24⁴, HISQ, tuned gauge reconstruct



MULTI-SRC DSLASH ON VOLTA


Volume 24⁴, HISQ, tuned gauge reconstruct

■ P100 (double) ○ V100 (double) ■ P100 (single) ○ V100 (single) ■ P100 (half) ○ V100 (half)



COST PER ITERATION

for one rhs




OPTIMIZING LINEAR ALGEBRA

EXPLOIT GPU ARCHITECTURE


to overcome quadratically scaling

$$y_i = \sum a_{ij}x_j + y_i$$



CUDA supports two dimensional grid blocks:



easy to exploit locality for texture cache / shared memory



cache reuse

MULTI-BLAS



caxpy



MULTI-REDUCTION


cdot

○ Time - - Linear - - Quadratic



COST PER ITERATION

for one rhs



BLOCKCGRQ IN THE WILD

TIME TO SOLUTION



solver setup from MILC G-2 project

Calculations inherently needs to solve multiples of 8 rhs

Use a two-step solution process (sloppy solve + refinement step)

→ might not be ideal as it discards shared Krylov space

mixed precision using reliable updates (wip - still some cases with significant iteration count increase)



TIME TO SOLUTION


solver setup from MILC G-2 project

Calculations inherently needs to solve multiples of 8 rhs

Use a two-step solution process (sloppy solve + refinement step)

→ might not be ideal as it discards shared Krylov space


mixed precision using reliable updates (wip - still some cases with significant iteration count increase)



SUMMARY

PUSHING MORE FLOPS


more parallelism and lots of locality to exploit



Reuse gauge field for Dslash

PUSHING MORE FLOPS

more parallelism and lots of locality to exploit



Reuse gauge field for Dslash

Reuse vectors in BLAS and reductions

avoid quadratical scaling in linear algebra and orthogonalization


more parallelism to saturate wider architectures

squeezes out ~4x more FLOPS out of a P100

TIME TO SOLUTION

Combined effect of reduced iteration count and cost per iteration

— 1 — 2 — 4 — 8 — 12 — 16




~ factor 3 improvement in cost/iter

additional (almost free) flops in BLAS/
reduction drive reduced iteration count

reduced iteration count depends on rhs,
target residual and matrix condition

TIME TO SOLUTION

Combined effect of reduced iteration count and cost per iteration



~ factor 3 improvement in cost/iter

additional (almost free) flops in BLAS/
reduction drive reduced iteration count

reduced iteration count depends on rhs,
target residual and matrix condition

Immediate drop in for CG solver
(works for staggered)

No setup costs: immediate returns

